

Implementing Single-row Process Plate Design for Pre-encapsulated Leadframe

R. Rodriguez¹, F. R. Gomez^{1*}, J. Pulido¹

¹New Product Development & Introduction, STMicroelectronics, Inc.,
Calamba City, Laguna, Philippines 4027

ABSTRACT

This paper presents the application of an innovative design of wirebond process plate during wirebonding process of thin semiconductor carrier such as the pre-encapsulated leadframe. The implementation of the specialized process plate aims to improve the conventional method of wirebonding from panel type to single-row design to reduce the occurrence of warpage on thin leadframes. In this study, an 85% reduction for warpage level is achieved after the introduction of the new design of process plate. Future works could use the improved process plate design for devices of similar configuration.

Keywords: Wirebond process plate; leadframe; wirebonding process; assembly.

1. INTRODUCTION

Wirebonding is a process in semiconductor industry for integrated circuit (IC) assembly responsible in attaching the wires to provide electrical connections using thermocompression process although majority of high-end bonding equipment prefer thermosonic bonding due to the delicate structure of some silicon die design. Thermocompression bonding is the combination of force and heat to connect the wire to the silicon bond pads and frames while thermosonic bonding uses ultrasonic, thermal and mechanical energies to form the intermetallic between two metals (semiconductor wire to silicon bond pad, semiconductor wire to leadframe). From both bonding techniques, a certain level of temperature is needed to soften the semiconductor wire or thermal softening prior a pressure or an ultrasonic energy is applied to the tip of the bonding capillaries. Usually, the temperature is applied to the plate located below the leadframe and silicon die during bonding with a working temperature that ranges from 180 – 200 °C depending on the semiconductor wire to be used. The wire used is usually made either of gold, aluminum, or copper [1-2]. Fig. 1 shows the mechanical sequence of wirebonding process in the equipment.




Fig. 1. Mechanical sequence of wirebond equipment machine

33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

With new and continuous technology trends and breakthroughs, challenges in assembly manufacturing are unavoidable [3-7]. Warpage is inevitable to the units that became subjected to heat due to the different coefficient of thermal expansion property wherein the material does not follow its designed shape. Normally, warpage is significant on semiconductor carriers (substrate, pre-encapsulated leadframe, taped leadframe) since this is made up of multiple material that is mechanically combined. This paper presents the implementation of an improvement in wirebond process plate to mitigate the occurrence of warpage issue on thin-leadframe through changing the design from panel type to improved single-row process plate. Note that process plates and assembly process flow vary with the product and the technology [8-10].

2. PROBLEM IDENTIFICATION

A pre-encapsulated leadframe is made-up of chemically etched leadframes that is already covered with a molding compound prior attaching a die, wire and 2nd molding process. The leadframe portion in the material is basically made from a copper material plated with silver or nickel-palladium-gold coating wherein the mold that covers the leadframe is fabricated using combinations of polymers and silica fillers.

The application of heat during wirebonding process is observed to produce warpage greater than 8 mm acceptable criteria as shown in Fig. 2. The warpage in this study has a significant effect in machine alarm/fallen units from the auto-picker and time-zero (T0) delamination in the mold to leadframe interface.




Fig. 2. Warpage comparison before and after wirebonding process

3. PROCESS DEVELOPMENT SOLUTION AND RESULTS DISCUSSION

There are multiple approaches in resolving strip warpage that are known in many assembly sites, however the occurrence of worst warpage in this study is resolved through the improvement and modification in the wirebond process plate material. The conventional design (panel type) as presented in Fig. 3 covers the whole panel of units during wirebonding. The warpage signature/direction, as observed through process mapping, identified its correlation to the location of process plate footings.




Fig. 3. Warpage illustration using panel type process plate

The improvement in process plate is done by changing the design to single row process plate. the objective is to minimize the area affected by heat during wirebonding and incorporate a vacuum hole to support the neighbor units as depicted in Fig. 4.





Fig. 4. Wirebond process plate design (single-row)


88 Incorporating the new design of wirebond process plate considers the landing area and size
89 of the footings illustrated in Fig. 5. Landing area is computed from: $L = P + (Pt / 2)$, wherein L
90 is the landing area of the clamp, P is recommended package dimension and Pt is the
91 package pitch (tie bar for leadframes). the size or diameter of the footings is recommended
92 to be 60% of the total length of the Pt.
93



94
95
96
97
98
99
100
101
102
103
104

Fig. 5. Wirebond process plate design (landing area)

Upon implementation of the design, a significant improvement in the warpage resonance was achieved with 85% reduction for warpage. There is no delamination observed on the samples after wirebonding samples and no dislodging of strips on the auto picker. There is also no feedback on the succeeding processes for related error and machine stoppage. Fig. 6 shows the results of the warpage comparison and the actual result after implementation of the new process plate design. Actual warpage values intentionally not disclosed.



105
106
107
108
109
110
111

4. CONCLUSION

The paper discussed a process solution and improvement with the innovative wirebond process plate that significantly improved the conventional method of wirebonding from panel

112 type to single-row design. The new process plate design eventually reduced the occurrence
113 of warpage on thin leadframes particularly the pre-encapsulated leadframe. Ultimately,
114 significant improvement was observed in production efficiency by eliminating frequent
115 machine alarms and mitigating the T0 mold to leadframe interface delamination during
116 assembly process. The specialized wirebond process plate is considered a key milestone
117 which could be used for future works on semiconductor packages with similar configuration
118 and requirement.

119
120 Although the paper focused on the improvement in the process plate design to address the
121 warpage, continuous process and design improvement is important to sustain high quality
122 performance of semiconductor products and its assembly manufacturing. Improvement in
123 the leadframe design and the advantages of single row process plate design could also be
124 explored. Works and learnings discussed in [11-12] are useful in reinforcing robustness and
125 optimization of package design and assembly processes.

126

127 **ACKNOWLEDGMENT**

128

129 The authors would like to extend appreciation to the New Product Development &
130 Introduction (NPD-I) team and the Management team for the great support provided.

131

132 **REFERENCES**

133

- 134 1. Tan CE, Liong JY, Dimatira J, Tan J, Kok LW. Challenges of ultimate ultra-fine pitch
135 process with gold wire & copper wire in QFN packages. 36th International Electronics
136 Manufacturing Technology Conference, Malaysia; November 2014.
- 137 2. Lall P, Deshpande S, Nguyen L. Reliability of copper, gold, silver, and PCC wirebonds
138 subjected to harsh environment. IEEE 68th Electronic Components and Technology
139 Conference, San Diego, California, USA; May 2018.
- 140 3. Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density
141 and low cost. Proceedings of the 4th International Symposium on Electronic Materials
142 and Packaging. Taiwan. 2002;1-6.
- 143 4. Saha S. Emerging business trends in the semiconductor industry. 2013 Proceedings of
144 PICMET '13: Technology Management in the IT-Driven Services (PICMET), pp. 2744-
145 2748, USA; August 2013.
- 146 5. Lay Yeap L. Meeting the assembly challenges in new semiconductor packaging trend.
147 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT).
148 Malaysia. 2010;1-5.
- 149 6. Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of
150 high density and high complexity new scalable device in MAT29 risk production using
151 state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium,
152 Philippines; June 2012.
- 153 7. Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling.
154 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
- 155 8. Harper C. Electronic packaging and interconnection handbook. 4th ed., McGraw-Hill
156 Education, USA; October 2004.
- 157 9. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process
158 control. 1st ed., Wiley-IEEE Press, USA; May 2006.
- 159 10. Nenni D, McLellan P. Fabless: the transformation of the semiconductor industry.
160 CreateSpace Independent Publishing Platform, USA; April 2014.
- 161 11. Rodriguez R, Maming MG, Gomez FR. Package and process design augmentation of
162 qfn leadframe device. Journal of Engineering Research and Reports. 2020;10(2);1-6.

163 12. Sumagpang Jr. A, Rodriguez R, Gomez FR. Non-stick on pad defect reduction through
164 clamp and insert design augmentation. Journal of Engineering Research and Reports.
165 2020;12(2);37-45.
166