Implementing Single-row Process Plate Design for Pre-encapsulated Leadframe

R. Rodriguez¹, F. R. Gomez^{1*}, J. Pulido¹

¹New Product Development & Introduction, STMicroelectronics, Inc., Calamba City, Laguna, Philippines 4027

ABSTRACT

11 12

1

2

3

4 5 6

7

8 9 10

This paper presents the application of an innovative design of wirebond process plate during wirebonding process of thin semiconductor carrier such as the pre-encapsulated leadframe. The implementation of the specialized process plate aims to improve the conventional method of wirebonding from panel type to single-row design to reduce the occurrence of warpage on thin leadframes. In this study, an 85% reduction for warpage level is achieved after the introduction of the new design of process plate. Future works could use the improved process plate design for devices of similar configuration.

13

14 15

Keywords: Wirebond process plate; leadframe; wirebonding process; assembly.

16 **1. INTRODUCTION**

17

Wirebonding is a process in semiconductor industry for integrated circuit (IC) assembly 18 19 responsible in attaching the wires to provide electrical connections using thermocompression 20 process although majority of high-end bonding equipment prefer thermosonic bonding due to the delicate structure of some silicon die design. Thermocompression bonding is the 21 22 combination of force and heat to connect the wire to the silicon bond pads and frames while 23 thermosonic bonding uses ultrasonic, thermal and mechanical energies to form the 24 intermetallic between two metals (semiconductor wire to silicon bond pad, semiconductor 25 wire to leadframe). From both bonding techniques, a certain level of temperature is needed to soften the semiconductor wire or thermal softening prior a pressure or an ultrasonic 26 27 energy is applied to the tip of the bonding capillaries. Usually, the temperature is applied to 28 the plate located below the leadframe and silicon die during bonding with a working 29 temperature that ranges from 180 - 200 °C depending on the semiconductor wire to be 30 used. The wire used is usually made either of gold, aluminum, or copper [1-2]. Fig. 1 shows 31 the mechanical sequence of wirebonding process in the equipment.

32



33 34 35

Fig. 1. Mechanical sequence of wirebond equipment machine

36 With new and continuous technology trends and breakthroughs, challenges in assembly 37 38 manufacturing are unavoidable [3-7]. Warpage is inevitable to the units that became 39 subjected to heat due to the different coefficient of thermal expansion property wherein the material does not follow its designed shape. Normally, warpage is significant on 40 41 semiconductor carriers (substrate, pre-encapsulated leadframe, taped leadframe) since this 42 is made up of multiple material that is mechanically combined. This paper presents the implementation of an improvement in wirebond process plate to mitigate the occurrence of 43 44 warpage issue on thin-leadframe through changing the design from panel type to improved single-row process plate. Note that process plates and assembly process flow vary with the 45 46 product and the technology [8-10].

47

48 2. PROBLEM IDENTIFICATION

49

50 A pre-encapsulated leadframe is made-up of chemically etched leadframes that is already 51 covered with a molding compound prior attaching a die, wire and 2nd molding process. The 52 leadframe portion in the material is basically made from a copper material plated with silver 53 or nickel-palladium-gold coating wherein the mold that covers the leadframe is fabricated 54 using combinations of polymers and silica fillers.

55

The application of heat during wirebonding process is observed to produce warpage greater than 8 mm acceptable criteria as shown in Fig. 2. The warpage in this study has a significant effect in machine alarm/fallen units from the auto-picker and time-zero (T0) delamination in the mold to leadframe interface.

60



The improvement in process plate is done by changing the design to single row process plate. the objective is to minimize the area affected by heat during wirebonding and incorporate a vacuum hole to support the neighbor units as depicted in Fig. 4.



Incorporating the new design of wirebond process plate considers the landing area and size of the footings illustrated in Fig. 5. Landing area is computed from: L= P + (Pt /2), wherein L is the landing area of the clamp, P is recommended package dimension and Pt is the package pitch (tie bar for leadframes). the size or diameter of the footings is recommended to be 60% of the total length of the Pt.

93

94 95 96

97



Fig. 5. Wirebond process plate design (landing area)

98 Upon implementation of the design, a significant improvement in the warpage resonse was 99 achieved with 85% reduction for warpage. There is no delamination observed on the 100 samples after wirebonding samples and no dislodging of strips on the auto picker. There is 101 also no feedback on the succeeding processes for related error and machine stoppage. Fig. 102 6 shows the results of the warpage comparison and the actual result after implementation of 103 the new process plate design. Actual warpage values intentionally not disclosed.





105 106

107



109

110 The paper discussed a process solution and improvement with the innovative wirebond 111 process plate that significantly improved the conventional method of wirebonding from panel type to single-row design. The new process plate design eventually reduced the occurrence of warpage on thin leadframes particularly the pre-encapsulated leadframe. Ultimately, significant improvement was observed in production efficiency by eliminating frequent machine alarms and mitigating the T0 mold to leadframe interface delamination during assembly process. The specialized wirebond process plate is considered a key milestone which could be used for future works on semiconductor packages with similar configuration and requirement.

119

Although the paper focused on the improvement in the process plate design to address the warpage, continuous process and design improvement is important to sustain high quality performance of semiconductor products and its assembly manufacturing. Improvement in the leadframe design and the advantages of single row process plate design could also be explored. Works and learnings discussed in [11-12] are useful in reinforcing robustness and optimization of package design and assembly processes.

126

127 ACKNOWLEDGMENT

128

The authors would like to extend appreciation to the New Product Development &
 Introduction (NPD-I) team and the Management team for the great support provided.

132 **REFERENCES**

- 133
- Tan CE, Liong JY, Dimatira J, Tan J, Kok LW. Challenges of ultimate ultra-fine pitch process with gold wire & copper wire in QFN packages. 36th International Electronics Manufacturing Technology Conference, Malaysia; November 2014.
- Lall P, Deshpande S, Nguyen L. Reliability of copper, gold, silver, and PCC wirebonds subjected to harsh environment. IEEE 68th Electronic Components and Technology Conference, San Diego, California, USA; May 2018.
- Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density and low cost. Proceedings of the 4th International Symposium on Electronic Materials and Packaging. Taiwan. 2002;1-6.
- Saha S. Emerging business trends in the semiconductor industry. 2013 Proceedings of
 PICMET '13: Technology Management in the IT-Driven Services (PICMET), pp. 2744 2748, USA; August 2013.
- Lay Yeap L. Meeting the assembly challenges in new semiconductor packaging trend.
 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT).
 Malaysia. 2010;1-5.
- Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium, Philippines; June 2012.
- Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling.
 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
- Harper C. Electronic packaging and interconnection handbook. 4th ed., McGraw-Hill
 Education, USA; October 2004.
- May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st ed., Wiley-IEEE Press, USA; May 2006.
- 159 10. Nenni D, McLellan P. Fabless: the transformation of the semiconductor industry.
 160 CreateSpace Independent Publishing Platform, USA; April 2014.
- 161 11. Rodriguez R, Maming MG, Gomez FR. Package and process design augmentation of 162 qfn leadframe device. Journal of Engineering Research and Reports. 2020;10(2);1-6.

163
12. Sumagpang Jr. A, Rodriguez R, Gomez FR. Non-stick on pad defect reduction through clamp and insert design augmentation. Journal of Engineering Research and Reports. 2020;12(2);37-45.

166